

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20






FIG. 21

	MB0-VLD	MB0-DEC		MB3-VLD	MB3-DEC	MB6-VLD	MB6-DEC
FIRST PROCESSOR							
SECOND PROCESSOR		MB1-VLD	MB1-DEC	MB4-VLD	MB4-DEC	MB7-VLD	MB7-DEC
THIRD PROCESSOR			MB2-VLD	MB2-DEC	MB5-VLD	MB5-DEC	MB8-VLD

 TIME